Copyright is owned by the Author of the thesis. Permission is given for a copy to be downloaded by an individual for the purpose of research and private study only. The thesis may not be reproduced elsewhere without the permission of the Author.

DISTRIBUTED INTELLIGENT ROBOTICS:

RESEARCH & DEVELOPMENT IN FAULT-TOLERANT CONTROL AND SIZE/POSITION IDENTIFICATION

A thesis presented in partial fulfilment of the requirements for the degree of

MASTER OF ENGINEERING

in

COMPUTER SYSTEMS ENGINEERING

at Massey University, Turitea Campus, Palmerston North, New Zealand

KARTHIKEYA KRISHNA SUBRAMANIAM

2002

Abstract

This thesis presents research conducted on aspects of intelligent robotic systems. In the past two decades, robotics has become one of the most rapidly expanding and developing fields of science. Robotics can be considered as the science of using artificial intelligence in the physical world. Many areas of study exist in robotics. Among these, two fields that are of paramount importance in real world applications are fault tolerance, and sensory systems. Fault tolerance is necessary since a robot in the real world could encounter internal faults, and may also have to continue functioning under adverse conditions. Sensory mechanisms are essential since a robot will possess little intelligence if it does not have methods of acquiring information about its environment. Both these fields are researched in this thesis. In particular, emphasis is placed on distributed intelligent autonomous systems. Experiments and simulations have been conducted to investigate design for fault tolerance. A suitable platform was also chosen for an implementation of a visual system, as an example of a working sensory mechanism.

Acknowledgements

I would like to thank my supervisors Associate Professor Serge Demidenko, and Dr. Chris Messom for their help, patience, and guidance, and for the high standard of achievement they encouraged. I have been very fortunate to have as my supervisors two people who possess so great a knowledge of their subject areas, and who were always willing to spend the time to impart that knowledge. I would also like to thank them for their friendship.

I would like to thank my parents and my sister for always encouraging me to further my studies. I would also like to thank Vani for the countless hours she spent "keeping me company", while I worked.

Finally, I would like to thank the ASIA 2000 foundation for their continuing efforts in providing educational opportunities and experiences for students such as myself.

ERRATA

Distributed Intelligent Robotics:

Research and Development in Fault-Tolerant Control and Size/Position Identification

K.K. Subramaniam

Chapter 2.1.3.5, pg.23 Errata

On page 23, the notation $Q_{n,j}$ is used to describe a vertex, but the notation is not explained until page 24. $Q_{n,j}$ denotes the jth vertex in the nth section of a flow graph that has been divided into sections, in order to reduce complexity.

Chapter 2.2.4, pg.38 Errata

The following section is to be inserted at the end of page 38, to further explain the flow graph example:

"...erroneous transitions in dashed lines.

In considering the probabilities of erroneous transitions between states, it is important to recognize that the graph in figure 2-19 is an example of the erroneous transitions possible *only in the specific error situation stated*. Since the grey states represent unreachable states, the probabilities for erroneous transitions *from the preceding states* have rows that sum to one, since an erroneous transition must occur. This is coincidental in this case, and it is not necessary that the rows sum to one. The probabilities listed are the probabilities that an erroneous transition will occur in the specific example, and not the total probabilities for all possible erroneous transitions.

Figure 2-19 ... "

Chapter 2.3.2.2, pg.47 Errata

In Figure 2-23, a dashed arrow is used to show the erroneous transitions in the graph. Erroneous transitions are possible from vertices Q_1 to Q_1 and Q_1 to Q_3 (not Q_1 to Q_2 , as indicated).

Chapter 2.3.2.2, pg.48 Errata

The third element of the G matrix is element p1.3, and not p3.1.

Chapter 2.3.2.3, pg.49 Errata

The references in the first paragraph are to the matrix Moi, and thus the first paragraph reads:

Here, M_{Qi} is the fault behaviour description of vertex Q_i . M is a $K \times N$ matrix, where K is the total number of faults modelled, and N is the total number of vertices in the flow-graph. Thus, element (2,1) of the matrix denotes the probability of an erroneous transition from Q_i to Q_1 , in the presence of *fault type 2* – in a real implementation, this would be a particular type of fault.

Chapter 2.4.2, pg.54 Errata

is in fact:

Equation 2-23 written as:

 $\psi(x)^{-1})p(x)=q(x)rem s(x)$

 $\psi(x)\overline{p(x)} = q(x)rem s(x)$

Chapter 2.4.3, pg.56, 57 Errata

Two figures are labelled as 'Figure 2-35' on pages 56 and 57. To correct this, the figure on page 57 has to be labelled as Figure 2-35b, in which case the last sentence on page 56 reads:

'In other words, the situation in figure 2-35b is possible.'

Also, the fourth sentence in Chapter 2.4.4 on page 57 must then read:

'Figure 2-36 below illustrates the insertion of an erroneous bit between the first and second bits of an 8-bit key.'

Chapter 2.4.4, pg.58 Errata

The shift register outputs are combined with an XOR gate, and thus the diagram is equivalent to:



Chapter 2.4.5, pg.63 Errata

The following statement is to be inserted after the first paragraph of page 63:

"...odd numbers of errors are detected.

Syndrome coding refers to an error checking method in which the error is detected by counting the occurrences of '1's and '0's in the resultant key. The number of occurrences can be compared with expected values, and there are many situations in which this checking scheme produces high coverage statistics.

When syndrome coding is used for ... "

Contents

Abstract	i
Acknowledgements	
Contents	v
Figures	vi
1 Distributed Intelligent Robotics	
11 Introduction	
1.2 Scope of Research	4
1.3 Thesis Overview	6
1.4 Chapter Overview	
1.5 References	9
2 Design of Fault-Tolerant Control Units	11
2.1 Control Units	11
2.1.1 Introduction	11
2.1.1.1 Finite State Machines	12
2.1.1.2 Microprogramming	15
2.1.2 Design for Fault Tolerance	16
2.1.2.1 Monitoring Machines	17
2.1.2.2 Watchdog Processors	18
2.1.2.3 Monitoring Techniques Without Reference Signatures	19
2.1.3 Process Monitoring Using Signature Analysis	21
2.1.3.1 Components of a Flow Graph	21
2.1.3.2 Vertex Check Keys	22
2.1.3.5 Generation of vertex Check Keys	22
2.1.3.5 Probabilistic Fault Coverage	24
2.1.4 Section Summary	28
2.2 Flow Graph and Hardware Reliability	28
2.2.1 Introduction	28
2.2.2 System Parameters	29
2.2.3 General System Reliability	30
2.2.4 Vertex Execution Probability	32
2.2.5 1 Hardware Component Lissa	40
2.2.5.1 Tradiware Component Usage	40
2.2.6 Section Summary	4
2.3 Representation of Fault Types	46
2.3.1 Introduction	46
2.5.2 Representing Different Fault Types	46

2.3.	2.1 Fault Types	46
2.3.	2.2 Fault-Oriented Representation	47
2.3.	2.3 Vertex-Oriented Representation	48
2.3.3	Section Summary	51
24 Fai	ult Coverage	52
2.4 Fat	Introduction	52
2.4.1	The Signature Compression Process	53
243	Bit Errors at the Beginning of the Key	55
2.4.4	Bit Errors – The General Case	57
2.4.5	Discussion of Simulation Results	62
2.4.6	Fault Coverage – Comparative Analysis	66
2.4.7	Section Summary	70
2.5 Ref	ferences	72
3 Roho	tic Visual Systems	77
3.1 Int	roduction	77
3.2 Rol	botic Visual System Concepts	78
3.2.1	Position-Based Visual Servo	78
3.2.2	Image-Based Visual Servo	79
3.2.3	Cameras	79
3.2.4	Feature Extraction, Object Location, and Tracking	80
3.3 Ap	plications of Robotic Visual Systems	81
2.2.1	Conventional Vision System Implementation	01
3.3.2	Improved Algorithm	02
334	Implementation	85
33.	4 1 Data Types	05
3.3.	4.2 Run-Length Encoding	88
3.3.	4.3 Neighbour Testing	90
3.3.	4.4 Object Location	92
3.4 Ch	apter Summary	93
3.5 Ref	°erences	95
4 Conci	lusions	97
5 Biblio	ography	99
Annendice	s 1 5	107
MATLA	B Programs	10/
Simulati	Simulation Results	
Vision System Code		165
Publicat	ions	179

Figures

FIGURE 2-1: HIGH-LEVEL VIEW OF FINITE STATE MACHINE CONTROL.	12
FIGURE 2-2: INSTRUCTION FETCH AND DECODE CYCLE.	13
FIGURE 2-3: MEMORY REFERENCE INSTRUCTION.	13
FIGURE 2-4: ARITHMETIC AND LOGICAL INSTRUCTIONS	14
FIGURE 2-5: CONDITIONAL BRANCH	14
FIGURE 2-6: UNCONDITIONAL JUMP	14
FIGURE 2-7: MICROPROGRAMMED CONTROL UNIT STRUCTURE	16
FIGURE 2-8: INCORPORATION OF A MONITORING MACHINE INTO A SYSTEM [3]	17
FIGURE 2-9: USE OF A WATCHDOG PROCESSOR IN A SYSTEM [5].	17
FIGURE 2-10: KEYS ASSIGNED TO EACH VERTEX ARE CONCATENATED AND COMPRESSED TO FORM	М
SIGNATURE	21
FIGURE 2-11: A FLOW GRAPH VERTEX	29
FIGURE 2-12: A HARDWARE ELEMENT	29
FIGURE 2-13: GENERAL MODEL OF A HARDWARE IMPLEMENTATION	30
FIGURE 2-14: EXAMPLE SYSTEM FLOW GRAPH	31
FIGURE 2-15: EXAMPLE SYSTEM HARDWARE IMPLEMENTATION	32
FIGURE 2-16: EXAMPLE SYSTEM HARDWARE IMPLEMENTATION	35
FIGURE 2-17: EXAMPLE SYSTEM FLOW GRAPH	
FIGURE 2-18: SYSTEM DECOMPOSITION INTO TWO PARALLEL SUBSYSTEMS	.36
FIGURE 2-19: FLOW GRAPH TRANSITIONS WITH FAULT.	.39
FIGURE 2-20: HARDWARE COMPONENT USAGE BY A VERTEX	.41
FIGURE 2-21: EXAMPLE FLOW GRAPH	.43
FIGURE 2-22: EXAMPLE HARDWARE ARCHITECTURE	43
Figure 2-23: Fault at vertex O1	.47
FIGURE 2-24: FAULT AT VERTEX O2.	.47
Figure 2-25: Fault at vertex O ₃	.48
FIGURE 2-26: FAULT AT VERTEX O4	.48
FIGURE 2-27: LSB STUCK-AT ZERO	49
FIGURE 2-28: LSB STUCK-AT ONE.	.49
FIGURE 2-29: MSB STUCK-AT ZERO	
FIGURE 2-30: MSB STUCK-AT ONE	.50
FIGURE 2-31: SIGNATURE GENERATION PROCESS.	
FIGURE 2-32: REPRESENTATION OF KEYS AS A SUPERPOSITION OF MULTIPLE BIT SEQUENCES –	
ERROR IS IN THE MSB POSITION OF THE ORIGINAL KEY	
FIGURE 2-33: ADDING SIGNATURES OF TWO STREAMS TO PRODUCE THE SIGNATURE OF THE THIRI	D
STREAM	.54
FIGURE 2-34: SINGLE-BIT ERROR AT THE BEGINNING OF THE KEY	55
FIGURE 2-35: ERROR SIGNATURES COMBINING TO GIVE CORRECT SIGNATURE	
FIGURE 2-36: ERROR INSERTED BETWEEN BITS IN KEY	57
FIGURE 2-37: EXAMPLE SHIFT REGISTER WITH INPUT	58
FIGURE 2-38: SET OF STATES FOR THE SHIFT REGISTER IN FIGURE 2-37	59
FIGURE 2-39: FERONEOUS SEQUENCE REPRESENTED AS THE COMBINED OUTPUTS OF SEPARATE	
REGISTERS	59
FIGURE 2-40: FREONEOUS STATE TRANSITIONS DUE TO FREORS	60
FIGURE 2-41: 3-BIT EDDOD DEDDESENTED AS THE SUM OF SEDADATE SEQUENCES	60
FIGURE 2-42: FREARS ARE MASKED DUE TO REGISTER DETURNING TO ITS OPICINAL STATE	61
FIGURE 2-43: FLOW GRAPH WITH AT TERNATING 1-BIT KEYS	68
FIGURE 2-43. FLOW ORAFIT WITH ALTERIVATING I"DIT RETS	68
FIGURE 2-45: A MORE COMPLEX OF ADU - VEV ASSIGNMENT IS NOT TRIVIAL	68
FIGURE 2-15, A MORE COMPLEX ORAFIT - RET ASSIGNMENT IS NOT TRIVIAL	
FIGURE 3-2. FORMING OBJECTS FROM CONNECTED RECIONS	02
FIGURE 3-3. ALCORITHM DESCRIPTION FLOW CHAPT	
FIGURE 2 ST HEOORTHIN DESCRIFTION FEOTO CHART AND	00

FIGURE 3-4: 'NEIGHBOUR' LINKS BETWEEN ADJACENT ROWS	1
FIGURE A0-1: SIGNATURE ANALYSIS: 8-BIT KEY, 4-BIT COMPRESSION, 1-BIT DELETION	;
FIGURE A0-2: SIGNATURE ANALYSIS: 8-BIT KEY, 4-BIT COMPRESSION, 2-BIT DELETION	;
FIGURE A0-3: SIGNATURE ANALYSIS: 8-BIT KEY, 4-BIT COMPRESSION, 3-BIT DELETION	;
FIGURE A0-4: SIGNATURE ANALYSIS: 12-BIT KEY, 7-BIT COMPRESSION, 1-BIT DELETION)
FIGURE A0-5: SIGNATURE ANALYSIS: 12-BIT KEY, 7-BIT COMPRESSION, 2-BIT DELETION)
FIGURE A0-6: SIGNATURE ANALYSIS: 12-BIT KEY, 7-BIT COMPRESSION, 3-BIT DELETION)
FIGURE A0-7: SIGNATURE ANALYSIS: 12-BIT KEY, 7-BIT COMPRESSION, 4-BIT DELETION. 140)
FIGURE A0-8 SIGNATURE ANALYSIS: 12-BIT KEY, 7-BIT COMPRESSION, 5-BIT DELETION	-
FIGURE A0-9: SIGNATURE ANALYSIS: 8-BIT KEY, 4-BIT COMPRESSION, 1-BIT LENGTHENING BY	
INSERTED ERROR 141	l
FIGURE A0-10: SIGNATURE ANALYSIS: 8-BIT KEY, 4-BIT COMPRESSION, 1-BIT LENGTHENING.	5
A VER A GE C OVER A GE = 86.11% 142	,
FIGURE A0-11: SIGNATURE ANALYSIS: 8-BIT KEY 4-BIT COMPRESSION 2-BIT LENGTHENING BY	
INSERTED ERROR 142	,
FIGURE A0-12: SIGNATURE ANALYSIS: 8-BIT KEY 4-BIT COMPRESSION 2-BIT LENGTHENING	
A VEP ACE COVEP ACE = 00.07% 143	ł
EXCLUDE AO 12. SUCHATURE ANALYSIS: θ DIT VEY A DIT COMPRESSION 3 DIT LENCTHENING	
FIGURE A0-13. SIGNATURE ANALISIS. 6-BIT KET, 4-BIT COMPRESSION, 5-BIT LENGTHENING. $A_{VED} A CE COVED A CE = 03.06\%$ 1/3	2
$AVERAGE COVERAGE = 95.00\%, \dots 145$	1
FIGURE AU-14: PARTY CHECKING: 8-BIT KEY, 1-BIT DELETION, INDIVIDUAL BIT POSITION	Ē
COVERAGE	t
FIGURE AU-15: PARITY CHECKING: 8-BIT KEY, 2-BIT DELETION, INDIVIDUAL BIT POSITION	
COVERAGE	Ł
FIGURE AU-16: PARITY CHECKING: 8-BIT KEY, 3-BIT DELETION, INDIVIDUAL BIT POSITION	
COVERAGE	ł
FIGURE AU-17: PARITY CHECKING: 8-BIT KEY, OVERALL COVERAGES FOR BOTH SHORTENING	
METHODS)
FIGURE A0-18: PARITY CHECKING: 12-BIT KEY, 1-BIT DELETION, INDIVIDUAL BIT POSITION	
COVERAGE)
FIGURE A0-19: PARITY CHECKING: 12-BIT KEY, 2-BIT DELETION, INDIVIDUAL BIT POSITION	
COVERAGE	
FIGURE A0-20: PARITY CHECKING: 12-BIT KEY, 3-BIT DELETION, INDIVIDUAL BIT POSITION	
COVERAGE	1
FIGURE A0-21: PARITY CHECKING: 12-BIT KEY, 4-BIT DELETION, INDIVIDUAL BIT POSITION	
COVERAGE	5
FIGURE A0-22: PARITY CHECKING: 12-BIT KEY, 5-BIT DELETION, INDIVIDUAL BIT POSITION	
COVERAGE	5
FIGURE A0-23: PARITY CHECKING: 12-BIT KEY, OVERALL COVERAGES FOR BOTH SHORTENING	
METHODS)
FIGURE A0-24: PARITY CHECKING: 8-BIT KEY, 1-BIT LENGTHENING, INDIVIDUAL BIT POSITION	
COVERAGE)
FIGURE A0-25: PARITY CHECKING: 8-BIT KEY, 2-BIT LENGTHENING, INDIVIDUAL BIT POSITION	
COVERAGE)
FIGURE A0-26: PARITY CHECKING: 8-BIT KEY, 3-BIT LENGTHENING, INDIVIDUAL BIT POSITION	
COVERAGE)
FIGURE A0-27: PARITY CHECKING: 8-BIT KEY, OVERALL COVERAGES FOR BOTH LENGTHENING	
METHODS	1
FIGURE A0-28: SYNDROME CODING: 8-BIT KEY, 1-BIT SHORTENING, INDIVIDUAL BIT POSITION	
COVERAGE	2
FIGURE A0-29: SYNDROME CODING: 8-BIT KEY, 2-BIT SHORTENING, INDIVIDUAL BIT POSITION	
COVERAGE	2
FIGURE A0-30: SYNDROME CODING: 8-BIT KEY, 3-BIT SHORTENING, INDIVIDUAL BIT POSITION	
COVERAGE. 153	3
FIGURE A0-31: SYNDROME CODING: 8-BIT KEY, OVERALL COVERAGES FOR BOTH SHORTENING	51
METHODS	3
	100

FIGURE A0-32: SYNDROME CODING: 12-BIT KEY, 1-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-33: SYNDROME CODING: 12-BIT KEY, 2-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-34: SYNDROME CODING: 12-BIT KEY, 3-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-35: SYNDROME CODING: 12-BIT KEY, 4-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-36: SYNDROME CODING: 12-BIT KEY, 5-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-37: SYNDROME CODING: 12-BIT KEY, OVERALL COVERAGES FOR BOTH SHORTENING
METHODS
FIGURE AU-38: SYNDROME CODING: 8-BIT KEY, 1-BIT LENGTHENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-39: SYNDROME CODING: 8-BIT KEY, 2-BIT LENGTHENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-40: SYNDROME CODING: 8-BIT KEY, 3-BIT LENGTHENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-41: SYNDROME CODING: 8-BIT KEY, OVERALL COVERAGES FOR BOTH LENGTHENING
METHODS
FIGURE A0-42: TRANSITION COUNTING: 8-BIT KEY, 1-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-43: TRANSITION COUNTING: 8-BIT KEY, 2-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-44: TRANSITION COUNTING: 8-BIT KEY, 3-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-45: TRANSITION COUNTING: 8-BIT KEY, OVERALL COVERAGES FOR BOTH SHORTENING
METHODS
FIGURE A0-40: TRANSITION COUNTING: 12-BIT KEY, 1-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-47: TRANSITION COUNTING: 12-BIT KEY, 2-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-48: TRANSITION COUNTING: 12-BIT KEY, 3-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-49: TRANSITION COUNTING: 12-BIT KEY, 4-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE A0-50: TRANSITION COUNTING: 12-BIT KEY, 5-BIT SHORTENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-51: TRANSITION COUNTING: 12-BIT KEY, OVERALL COVERAGES FOR BOTH SHORTENING
METHODS
FIGURE AU-52: TRANSITION COUNTING: 8-BIT KEY, T-BIT LENGTHENING, INDIVIDUAL BIT POSITION
COVERAGE
FIGURE AU-35. TRANSITION COUNTING: 8-BIT KEY, 2-BIT LENGTHENING, INDIVIDUAL BIT POSITION
ELCURE AO 54. TRANSITION COUNTRIES 2 DITERT 2 DITERTITION OF A DITERTION OF A DIT
FIGURE AU-34. TRANSITION COUNTING: 6-BIT KEY, 5-BIT LENGTHENING, INDIVIDUAL BIT POSITION
ELCURE AO 55. TRANSITION COUNTING & DIT VEY, OVER ALL COURD A GET FOR DOT DESCRIPTION
FIGURE AU-33. TRANSITION COUNTING: 6-BIT KEY, OVERALL COVERAGES FOR BOTH LENGTHENING
метнору