

Copyright is owned by the Author of the thesis. Permission is given for a copy to be downloaded by an individual for the purpose of research and private study only. The thesis may not be reproduced elsewhere without the permission of the Author.

**NANO-METRIC OPTIMISED CMOS RF
RECEIVER FRONT-END COMPONENTS FOR UHF RFID
READERS**

A THESIS PRESENTED IN PARTIAL FULFILMENT
OF THE REQUIREMENTS FOR THE DEGREE

OF
DOCTOR OF PHILOSOPHY
IN
ENGINEERING

AT
MASSEY UNIVERSITY

AUCKLAND
New Zealand

JIE (JACK) LI

B. ENG.

2011

ABSTRACT

Nano-metric Optimised CMOS RF Receiver Front-end Components for UHF RFID
Readers

Jie (Jack) Li

Doctor of Philosophy in Engineering – School of Engineering and Technology
Massey University, Auckland, New Zealand

As the capabilities of wireless hand-held devices continue to increase, more pressure is placed on the performance of RF transceiver front-ends. The primary objective of this research is to investigate optimal methods of implementing a receiver front-end with reduced power dissipation, reduced design complexity and minimised cost. This design will be implemented on CMOS technology due to its advantages in system integration and low-cost mass production.

This thesis presents the optimisation of a CMOS RF receiver front-end components design for 866 MHz UHF RFID readers. The completed receiver front-end was fabricated on an IBM 130nm CMOS process. Circuit-level techniques were employed to reduce chip size and power consumption while providing enhanced performance. The inclusion of the finite drain-source conductance g_{ds} effect improves the nano-metric design optimisation algorithm. Simulated results and experimental data are presented that demonstrate the RF receiver design with low power dissipation and low noise while providing high performance.

Low-noise amplifiers using a power-constrained simultaneous noise and input matching (PCSNIM) technique are presented first. In contrast to previously published narrow-band LNA designs, the proposed design methodology includes the finite drain-source conductance of devices, thus achieving simultaneous impedance and minimum noise matching at the very low power drain of 1.6mW from a 1V supply. The LNA delivers a power gain (S_{21}) of 17dB, a reverse isolation (S_{12}) of -34dB and an input power

reflection (S_{11} @866 MHz) of -30dB. It has a minimum pass-band NF of around 2dB and a 3rd order input referred intercept point (IIP3) of -16dBm.

A low noise mixer is also presented utilising the PCSNIM topology with current bleeding techniques. This design is proposed to replace the conventional Gilbert cell mixer that usually exhibits a high noise figure. The proposed mixer has demonstrated the ability to scale to the targeted 130nm process and meets design requirement at the required operating frequency. It has a power conversion gain of 14.5dB, DSB noise figure of 8.7dB DSB and an IIP3 of -5.1dBm. The mixer core itself only consumes 6mW from a 1.2V supply and the complete test circuit consumes 10mW with a balun at each port.

Finally, a voltage controlled oscillator (VCO) is presented. A quadrature VCO (QVCO) structure is selected to overcome the image rejection issue. Since the main goal for this work is to design a low power receiver front-end, a folded-cascode topology is employed to enable the QVCO to operate under 1V power supply. The proposed VCO has a phase noise of -140dBc/Hz at 3-MHz offset from the carrier with only 5mW of power dissipation. This gives a FoM value of -181dBc/Hz that compares favourably to recently published designs.

ACKNOWLEDGEMENTS

Firstly, I would like to express my deepest gratitude to all the people who supported me during my PhD study, especially my supervisor Dr. Rezaul Hasan for his endless encouragement and friendly advice. Without him this work would not have been possible. Dr. Rezaul Hasan has been my lecturer and supervisor for over 7 years of university study. His vast experience in RF systems enabled me to complete my research and helped in developing a positive attitude towards integrated circuits and RF systems.

My thanks also goes to the staff and students at the School of Engineering for their friendship and words of encouragement over the past years. I personally like to thank Dr. Robert Fisk and Mr. Khurram Muhammad, my great friends and colleagues, for their time and help with my research and enquiries. I would also like to thank Mr. Jo Wang, Mr. Noman Mubarak, Mr. RicktusL, Mr. Frazer Noble, Mrs. Nabihah Ahmad, Mr. Ananiah Sundararajan, Mr. Van Pham and Mr. Aaron Yu for their valuable input and friendship. The support from the MOSIS academic research program in covering the cost of prototype fabrication is gratefully acknowledged.

My greatest appreciation goes to my girlfriend, Miss Rain Liu, whom I respect greatly for her love and support. She has always stood beside me in both bad and good times through the last few years and never questioned my abilities.

Most importantly, I would like to thank my family for their unconditional support and encouragement, without which I would never have reached this point. My father has always supported me and been a great mentor whenever I needed help. My mother always reminds me about the importance of responsibility and integrity which I will always remember.

Dedicated to my parents

DECLARATION

The author declares that this is his own work except where due acknowledgement has been given. It is being submitted for the PhD in Engineering to Massey University, New Zealand.

This thesis describes the research carried out by the author at the School of Engineering, Massey University, New Zealand from February 2007 to February 2011, supervised by Dr. Rezaul Hasan.

TABLE OF CONTENTS

Abstract	i
Acknowledgements	iii
Declaration	v
Table of Contents	vi
Table of Figures	x
Table of Tables.....	xvi
Definitions and Abbreviations	xvii
Chapter 1: Introduction	1
1.1 Research Challenges.....	2
1.2 Research Objectives	2
1.3 Contributions to Knowledge.....	3
1.4 Thesis Outline.....	3
Chapter 2: Literature Review	5
2.1 RFID Systems.....	5
2.1.1 History of RFID Systems	5
2.1.2 RFID Systems' Components	7
2.1.3 RFID Regulations and Standards	9
2.1.4 Applications of RFID Systems.....	11
2.2 Receiver Architecture Analysis	13
2.2.1 Receiver Architecture Analysis in RF systems	13
2.2.2 System Architecture for RFID Receiver Front-End.....	20
2.3 Low Noise Amplifiers Design.....	23
2.4 Baluns / Phase Splitters Design.....	27
2.5 Mixers Design	32
2.6 Voltage Controlled Oscillators Design.....	36
2.7 Summary.....	40
Chapter 3: Design Methodology	42
3.1 Design Performance Criteria and Design Parameters	42
3.1.1 Receiver Sensitivity.....	42

3.1.2 Receiver Selectivity	46
3.1.3 Scattering parameters	48
3.1.4 Frequency Pushing and Pulling Effect	50
3.2 Architectural and Specification Considerations	50
3.3 LNA Design Topologies and Methodologies	53
3.3.1 Noise Sources and Noise Modelling in MOS transistor.....	53
3.3.2 LNA Design with NF and Input Matching Considerations.....	59
3.3.3 LNA Design with Power Constraint	65
3.3.4 Design with Finite Device Conductance for Low Power	68
3.3.5 Design of Baluns for Differential Approach	74
3.4 Mixer Design Topologies and Methodologies	75
3.4.1 The Conventional Gilbert Mixer Structure	75
3.4.2 Noise and Noise Reduction Techniques in Gilbert Mixer Design	78
3.4.3 Low Power and Low Noise Design in Gilbert Mixer Design	82
3.4.4 Single-sideband Quadrature Mixer Design	83
3.5 VCO Design Topologies and Methodologies.....	86
3.5.1 LC tank Voltage Controlled Oscillators	88
3.5.2 Quadrature VCO Design with Low Power Consideration	89
3.5.3 QVCO with Low Phase Noise Consideration	91
3.6 Summary.....	97
Chapter 4: Design Implementation	99
4.1 Design Implementation of the Low Noise Amplifier.....	99
4.1.1 The Basic Cascode Common-Source Amplifier	99
4.1.2 Noise and Power Constrained Techniques	102
4.1.3 DC Biasing Circuitry	105
4.1.4 Output Circuitry	106
4.1.5 Differential Circuitry	110
4.2 Design Implementation of the Mixer	111
4.2.1 Linearity Consideration for Mixer	111
4.2.2 Trans-conductance stage	113
4.2.3 Switching Pairs with Current Bleeding Technique	115
4.2.4 Quadrature circuitry	116
4.3 Design Implementation of Voltage Control Oscillator	118
4.3.1 LC cross-couple stage	118

4.3.2	Switched Tuning Technique.....	118
4.3.3	Folded-Cascode Topology	120
4.3.4	QVCO.....	122
4.4	Layout Implementation	123
4.4.1	Layout Consideration for Passive Components	124
4.4.2	Layout Consideration for MOSFET.....	126
4.4.3	Layout Consideration for I/O Terminals / Pads	127
4.5	Summary.....	130
Chapter 5:	Simulation, Setup and Results.....	132
5.1	Simulation and Measurement Setup.....	132
5.1.1	Simulation Technique.....	132
5.1.2	S-parameter Measurement.....	133
5.1.3	Linearity Measurement.....	135
5.1.4	Noise Measurement	135
5.1.5	Phase Noise Measurement.....	136
5.1.6	Frequency Pushing Effect Measurement.....	137
5.2	Low Noise Amplifier.....	138
5.2.1	Simulation and Measurement Setup.....	138
5.2.2	Packaging Modelling and Impedance Matching.....	140
5.2.3	Case Study of Microstrip Line Impedance Matching	143
5.2.4	Results	148
5.3	Balun.....	157
5.3.1	Simulation and Measurement Setup.....	157
5.3.2	Results	159
5.4	Mixer	161
5.4.1	Simulation and Measurement Setup.....	161
5.4.2	Results	163
5.5	Voltage Control Oscillator	171
5.5.1	Simulation and Measurement Setup.....	171
5.5.2	Results	172
Chapter 6:	Conclusions	180
6.1	Summary and Contributions of Research.....	180
6.2	Opportunities for Further Research	183
References	186

Appendices.....	200
8.1 SPICE BSIM3 Parameters.....	200
8.2 Capacitive transformation steps of finding R_G due to the addition of C_e across M1:	202
8.3 Published Journal Paper I: A 12 dB 0.7V 850 μ W CMOS LNA for 866MHz UHF RFID Reader[211].....	204
8.4 Published Journal Paper II: A 0.7 V 850 μ W CMOS LNA for UHF RFID reader[212]	209
8.5 Published Conference Paper I: A Bias-Controlled Noise-Canceling CMOS Tuned Low Noise Amplifier for UWB Transceivers [213].....	212
8.6 Published Conference Paper II: Comparison of Optimized Low-Power LNA Topologies for 866 MHz UHF RFID [214]	216
8.7 Published Conference Paper III: Performance Analysis of Microstrip Line Matching Network for 866 MHz UHF LNA [215].....	222

TABLE OF FIGURES

<i>Figure 2-1: Class 1 Gen 1 tag (butterfly style) [7]</i>	7
<i>Figure 2-2: Demonstration of typical RFID systems</i>	8
<i>Figure 2-3: Radio spectrum divided by ranges of frequencies[18, 19]</i>	11
<i>Figure 2-4: (a) Typical Single-conversion receiver with binary phase-shift keying (BFSK) and amplitude modulation (AM) and (b) single-conversion receiver with frequency modulation (FM) and phase modulation (PM) [31]</i>	14
<i>Figure 2-5: Impact on constellation due to non-ideal mixing process[27]</i>	15
<i>Figure 2-6: Problem of image in the heterodyne receiver.</i>	16
<i>Figure 2-7: Image reject filter and channel select filter applied in RF front-ends [32]</i>	17
<i>Figure 2-8: Superheterodyne (Dual-IF) receiver's topology</i>	18
<i>Figure 2-9: (a) Hartley modulation and (b) Weaver modulation architectures</i>	19
<i>Figure 2-10: The simulation environment of return link (Reader, Wireless channel and Tag) [37]</i>	20
<i>Figure 2-11: The front-end block of a typical RFID Reader[12]</i>	21
<i>Figure 2-12: (a) CS with inductive degeneration (b) PCSNIM technique with additional capacitor C_{ex}</i>	24
<i>Figure 2-13: Schematic circuit of an Image-reject LNA</i>	24
<i>Figure 2-14: Multi-band circuit architecture with (a) concurrent input tuning matching and (b) Feedback loop by selectable outputs loads</i>	25
<i>Figure 2-15: (a) Conventional CSCG differential LNA topology (b) CSCG differential LNA with capacitive cross-coupling technique</i>	26
<i>Figure 2-16: Schematic diagram of an L-C lumped balun.</i>	28
<i>Figure 2-17: (a) Simple coupled line balun, (b) multiple coupled lines balun, (c) broadside coupler lines balun and (d) Marchand balun</i>	29
<i>Figure 2-18: Active balun topologies: (a) single FET (b) CGCS (c) differential amplifier</i>	30
<i>Figure 2-19: Simplified improved balun topology using second CS stage and output RC compensation circuit.</i>	31
<i>Figure 2-20: Schematic of a passive ring mixer.</i>	33

<i>Figure 2-21: (a) Gate-pumped Single FET (b) drain-pumped Single FET and (c) Dual-gate FET mixer.....</i>	<i>34</i>
<i>Figure 2-22: Single-balanced FET mixer and its switching equivalent diagram.....</i>	<i>35</i>
<i>Figure 2-23: Typical Gilbert mixer</i>	<i>35</i>
<i>Figure 2-24: (a) Colpitts oscillator (b) Hartley oscillator and (c) Clapp oscillator.....</i>	<i>37</i>
<i>Figure 2-25: (a) Simple differential negative resistance oscillator and (b) Voltage-controlled negative resistance oscillator.</i>	<i>38</i>
<i>Figure 2-26: Current reusing complementary VCO topology.....</i>	<i>38</i>
<i>Figure 2-27: Schematic of (a) parallel QVCO (b) top-series QVCO[124] (c) bottom-series QVCO[126].</i>	<i>39</i>
<i>Figure 3-1:(a) Gain compression plot and (b) input power gain vs. output power gain plot</i>	<i>47</i>
<i>Figure 3-2: IP3 is the hypothetical interception of fundamental signal power response curve A and IM3 power response curve B</i>	<i>47</i>
<i>Figure 3-3: Proposed Direct-conversion receiver architecture in this thesis for RFID receiver front-end.....</i>	<i>53</i>
<i>Figure 3-4: Noise figure of a MOS transistor with impedance matching (50Ω)[138] ...</i>	<i>54</i>
<i>Figure 3-5: (a) Drain current noise and induced gate noise in MOSFET devices and (b) its small-signal equivalent circuit with noise source</i>	<i>55</i>
<i>Figure 3-6: Equivalent circuit model for a typical noisy two-port.....</i>	<i>58</i>
<i>Figure 3-7: (a) Schematic of a CS LNA topology adopted to apply the CNM technique and (b) its small-signal equivalent circuit</i>	<i>61</i>
<i>Figure 3-8: (a) Directly resistive termination matching topology and (b) shunt-series feedback matching topology.....</i>	<i>61</i>
<i>Figure 3-9: (a) Schematic of a CS LNA topology adopted to apply the SNIM technique and (b) its small-signal equivalent circuit</i>	<i>63</i>
<i>Figure 3-10: (a) Schematic of a CS LNA topology adopted to apply the PCSNIM technique and (b) its small-signal equivalent circuit.....</i>	<i>65</i>
<i>Figure 3-11: Proposed narrow-band circuit LNA topology for RFID front-end.</i>	<i>68</i>
<i>Figure 3-12: (a) Schematic of the CS LNA topology adopted to apply the PCSNIM technique and (b) its Thevenin equivalent circuit.</i>	<i>69</i>
<i>Figure 3-13: (a) The Thevenin equivalent circuit for finding Z_{in}. eq</i>	<i>70</i>
<i>Figure 3-14: (a) Schematic of the CS stage with equivalent input impedance and voltage source and (b) its small signal equivalent circuit.</i>	<i>71</i>

<i>Figure 3-15: Proposed noise inserted circuit diagram for noise model.....</i>	<i>73</i>
<i>Figure 3-16: Single-balanced FET mixer (a) topology and (b) its switching equivalent circuit</i>	<i>75</i>
<i>Figure 3-17: Conventional Gilbert mixer topology.....</i>	<i>77</i>
<i>Figure 3-18: Single-balanced mixer with switch noise</i>	<i>79</i>
<i>Figure 3-19: Gilbert mixer with current bleeding technique</i>	<i>81</i>
<i>Figure 3-20: Proposed low-noise mixer</i>	<i>82</i>
<i>Figure 3-21: (a) Single-sideband Frequency Translation in Hartley architecture and (b) its graphical analysis of Spectrum demonstration cancellation of USB and Image-rejection.</i>	<i>84</i>
<i>Figure 3-22: Proposed low-noise quadrature Gilbert mixer.....</i>	<i>85</i>
<i>Figure 3-23: Feedback System formed by a negative impedance converter (NIC) and its system diagram</i>	<i>87</i>
<i>Figure 3-24: a NIC formed by a common-gate configuration with inductance attached to the gate.....</i>	<i>87</i>
<i>Figure 3-25: (a) Conventional cross-coupled differential LC VCO topology and (b) precisely LC tank tuning improvement with varactors.</i>	<i>88</i>
<i>Figure 3-26: Block diagram and signal phases for QVCO</i>	<i>89</i>
<i>Figure 3-27: Simple model of the LC quadrature VCO.....</i>	<i>90</i>
<i>Figure 3-28: Proposed Low-voltage folded-cascode QVCO topology.....</i>	<i>90</i>
<i>Figure 3-29: Typical Phase Noise Curve for an Oscillator.....</i>	<i>92</i>
<i>Figure 4-1: (a) Common-Source Amplifier and (b) its Small-signal CS circuit; (c) Cascode CS-CG Amplifier and (d) its Small-Signal Cascode Circuit</i>	<i>100</i>
<i>Figure 4-2: (a) Inductive source degeneration topology and (b) with extra capacitance and g_{ds} consideration for design in LNA.....</i>	<i>102</i>
<i>Figure 4-3: The noise performance relative in L_s changing representing in (a) Smith Chart of optimum source impedance and (b) its noise figure performance</i>	<i>103</i>
<i>Figure 4-4: Z_{in} is varying due to the degeneration inductor value</i>	<i>103</i>
<i>Figure 4-5: DC current biasing using current mirror topology.....</i>	<i>105</i>
<i>Figure 4-6: RLC tank output load.....</i>	<i>106</i>
<i>Figure 4-7: (a) Conventional output buffer stage and (b) Conventional differential balun topology.....</i>	<i>107</i>
<i>Figure 4-8: Simulated phase imbalance and amplitude imbalance for conventional differential active balun topologies of Figure 4-8(b).....</i>	<i>108</i>

<i>Figure 4-9: Cascode differential balun with (a) RC compensation circuit [77, 169] and (b) RLC compensation circuit [77]</i>	109
<i>Figure 4-10: Differential LNA circuitry</i>	109
<i>Figure 4-11: Plot of 1dB compression point and input referred 3rd order intercept point (IIM3) with voltage overdrive V_{od}</i>	113
<i>Figure 4-12: Current bleeding circuit</i>	115
<i>Figure 4-13: (a) Switching circuit and (b) its normalized output current vs. input voltage</i>	116
<i>Figure 4-14: Proposed complete quadrature mixer</i>	117
<i>Figure 4-15: (a) cross-section and (b) Tuning characteristics describing MOS capacitor in inversion, depletion and accumulation regions when D, S, B are connected together</i>	119
<i>Figure 4-16: Tuning characteristics for (a) the inversion-mode MOS capacitor (I-MOS) and (b) the accumulation-mode MOS capacitor (A-MOS) [171]</i>	119
<i>Figure 4-17: The folded-cascode VCO topology</i>	121
<i>Figure 4-18: proposed fold-cascode CMOS QVCO circuit diagram</i>	123
<i>Figure 4-19: Cross Section of the 6 Level of Metal “MA” Last Metal Option (2 Thin Mx: $x=1,2$ and 1 Thick = MQ and RF Metal = LY, E1, MA) with either DV or LV as final Passivation[103].</i>	124
<i>Figure 4-20: (left) a standard inductor and (b) with metal M1 ground-plane shield structure</i>	125
<i>Figure 4-21: Cross Section of the MIM capacitors</i>	125
<i>Figure 4-22: One-port GSG top view, side view and the simple equivalent circuit for (left) the conventional probe pad layout and (right) ground shield underneath pad layout</i>	129
<i>Figure 4-23: Completed layout diagram for the RFID front-end</i>	130
<i>Figure 5-1: Facilities for S-parameter Measurement</i>	134
<i>Figure 5-2: Test Setup for Noise Figure Measurement from [181]</i>	135
<i>Figure 5-3: The representations for spectra densities of phase (left) and frequency (right) fluctuations</i>	137
<i>Figure 5-4: Testbench for (a) single-ended LNA and (b) differential LNA simulation</i>	138
<i>Figure 5-5: (a) Singled-ended LNA layout diagram and (b) its die microphotograph</i>	140
<i>Figure 5-6: Differential LNA (a) layout diagram, (b) fabricated die diagram, and (c) die microphotograph from Figure 4-11</i>	140

<i>Figure 5-7: a singled-ended LNA die packaged in a plastic DIP28.....</i>	141
<i>Figure 5-8: Parasitic components model between die pad and package lead pin.</i>	142
<i>Figure 5-9: Microstrip transmission line geometry.....</i>	142
<i>Figure 5-10: Generic LNA with Matching Network</i>	144
<i>Figure 5-11: Analysis of two possible (a) short-circuit single-stub and (b) open-circuit single-stub matching networks for an input matching system example.</i>	145
<i>Figure 5-12: Complete LNA matching schematics using (a) single short-circuit, (b) open-circuit stub, (c) balanced short-circuit and (d) balanced open-circuit stub.....</i>	147
<i>Figure 5-13: Impedance matching network by both using single open-circuit microstrip transmission line stubs</i>	147
<i>Figure 5-14: The current and power dissipation due to changing in voltage supplier.</i>	148
<i>Figure 5-15: Simulated S21 results of the single-ended LNA with different supply voltage.....</i>	149
<i>Figure 5-16: gain-magnitude (in dB) comparison between simulated and analytical (equation 3-73) results</i>	149
<i>Figure 5-17: (a) simulated S11 results of the single-ended LNA with different supply voltage and (b) representing S11 in Smith Chart format</i>	150
<i>Figure 5-18: (a) simulated S21 and (b) S22 results of the single-ended LNA.....</i>	151
<i>Figure 5-19: Measured S-parameter for Single-ended LNA</i>	152
<i>Figure 5-20: Simulated NF results of the singled-ended LNA with different supply voltage.....</i>	153
<i>Figure 5-21: Simulated, Analytical and measured result of NF.....</i>	154
<i>Figure 5-22: Simulated IIP3 and 1dB compression point for (a) single-ended LNA and (b) differential LNA.....</i>	155
<i>Figure 5-23: (a) Circuit of differential balun with phase and gain compensation, (b) the testbench for the balun.</i>	157
<i>Figure 5-24: Differential balun (a) layout diagram, (b) fabricated die diagram, and (c) its die microphotograph from Figure 5-23</i>	158
<i>Figure 5-25: Transient Response at (a) input and (b) output of the balun.....</i>	159
<i>Figure 5-26: Gain and phase imbalance response for (a) conventional differential balun and (b) differential balun with compensation technique.</i>	160
<i>Figure 5-27: Gain and Phase shift in different frequency due to the changing of capacitance of Ccom for the compensation tank and tail tank.....</i>	160
<i>Figure 5-28: Gain and Phase shift in different voltage supplier.....</i>	160

<i>Figure 5-29: Testbench for mixer simulation</i>	161
<i>Figure 5-30: Mixer (a) layout diagram, (b) fabricated die diagram, and (c) its die microphotograph from Figure 4-15</i>	162
<i>Figure 5-31: Top view of the unity probe with pin description for mixer measurement</i>	162
<i>Figure 5-32: voltage conversion gain versus LO signal power (swept PSS with PAC)</i>	164
<i>Figure 5-33: Simulated and measured voltage conversion gain versus RF input frequency</i>	164
<i>Figure 5-34: Power spectrum at the power source using QPSS analysis</i>	165
<i>Figure 5-35: Simulated and measured input reflection coefficient S11</i>	165
<i>Figure 5-36: Simulated SSB, DSB NF and measured DSB noise performance</i>	167
<i>Figure 5-37: (a) Simulated and (b) measured IF output power versus input power and P1dB curves</i>	168
<i>Figure 5-38: (a) simulated and (b) measured IIP3 point</i>	168
<i>Figure 5-39: Simulated (a) RF-to-LO (b) RF-to-IF and (c) LO-to-IF feedthrough for the mixer</i>	169
<i>Figure 5-40: Measured RF-to-IF and LO-to-IF feedthrough for the mixer</i>	170
<i>Figure 5-41: The proposed QVCO(a) layout diagram, (b) fabricated die diagram, and (c) its die microphotograph from Figure 4-19</i>	172
<i>Figure 5-42: Start-up transience signal of the proposed VCO</i>	173
<i>Figure 5-43: Quadrature transient response of the proposed scalable VCO with (a) Vdd =0.6V, (b) Vdd=0.7V, (c) Vdd=0.9V and (d) Vdd=1V</i>	174
<i>Figure 5-44: Output frequency spectrum of the proposed QVCO at VDD=0.75V.</i>	174
<i>Figure 5-45: Frequency tuning behaviour due to the change of LC tank inductor value</i>	175
<i>Figure 5-46: Simulated and measured frequency tuning behaviour due to the change of the PMOS varactors</i>	176
<i>Figure 5-47: The capacitance plot of designed series PMOS depletion-mode varactors</i>	176
<i>Figure 5-48: Simulated output noise voltage spectral density and phase noise performance.</i>	177

TABLE OF TABLES

Table 2-1: (Passive) RFID Frequency Bands and Characteristics 12

Table 4-1: Estimation of 1dB Compression point and IIP3 vs V_{od} 112

Table 4-2: Comparison for different resistor technology [19]..... 126

Table 4-3: Complete list of input and output ports on the implemented design. 127

Table 5-1: Summary of the 866 MHz UHF RFID LNA performance and comparison with previous UHF LNA designs..... 156

Table 5-2: Summary of the proposed mixer performance and comparison with previous mixer designs 170

Table 5-3: Summary of the QVCO performance and comparison with recent designs 178

DEFINITIONS AND ABBREVIATIONS

3G	Third Generation
AC	Alternating Current
ADS	Agilent's Advanced Design System program
AM	Amplitude Modulation
BB	Baseband
BiCMOS	Bipolar-Complementary Metal Oxide Semiconductor
BJT	Bipolar Junction Transistor
CAD	Computer Aided Design
CMOS	Complementary Metal Oxide Semiconductor
CG	Common-gate
CP	Compression Point
DAC	Digital to Analog Converter
DC	Direct Current
DRC	Design Rule Check
DSP	Digital Signal Processing
DUT	Device / Die Under Test
EDGE	Enhanced Data rates for GSM Evolution
ESD	Electrostatic Discharge
F	Noise factor
FFT	Fast Fourier Transform
FM	Frequency Modulation
FSK	Frequency Shift Keying
GaAs	Gallium Arsenide
GDSII	Gerber Data Stream Information Interchange
GHz	Gigahertz
GPRS	General Packet Radio Service
GPS	Global Positioning System
GSM	Global System for Mobile Communications
Hz	Hertz

HF	High Frequency
I/O	Input-Output
IC	Integrated Circuit
IEEE	The Institute of Electrical and Electronics Engineers, Inc.
IF	Intermediate Frequency
IIP3	Input Third Order Intercept Point
IM	Inter-modulation
IM3	Third Order Inter-modulation
IP2	Second Order Intercept Point
IP3	Third Order Intercept Point
ISF	Impulse Sensitivity Function
I/Q	In phase-Quadrature phase
KCL	Kirchoff Current Law
KVL	Kirchoff Voltage Law
LAN	Local Area Network
LC	Inductor-Capacitor
LF	Low Frequency
LNA	Low-Noise Amplifier
LO	Local Oscillator
LPF	Low Pass Filter
LSB	Lower Sideband
LTI	Linear Time-Invariant
LTV	Linear Time Varying
LVS	Layout versus Schematic
MIMO	Multiple Input – Multiple Output
MCM	Multi Carrier Modulation
MOS	Metal Oxide Semiconductor
NF	Noise Figure
OFDM	Orthogonal Frequency Division Multiplexing
P1dB	1-dB Gain Compression Measurement
PA	Power Amplifier
PGS	Patterned Ground Shield
PSK	Phase Shift Keying
PSRR	Power Supply Rejection Ratio

PSS	Periodic Steady State
Q	Quality Factor
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
QVCO	Quadrature Voltage Controlled Oscillator
RF	Radio Frequency
RFIC	Radio Frequency Integrated Circuit
RFID	Radio Frequency Identification
Rx	Receiver
SAW	Surface Acoustic Wave
SCM	Single Carrier Modulation
SNR	Signal to Noise Ratio
SoC	System on Chip
SSB	Single Sideband
Tx	Transmitter
UHF	Ultra-high Frequency
UMTS	Universal Mobile Telecommunications System
USB	Upper Sideband
UWB	Ultra Wide Band
VCO	Voltage Controlled Oscillator
VGA	Variable Gain Amplifier
VNA	Vector Network Analyser
WCDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network
WPAN	Wireless Personal Area Networks
XDB	Gain Compression

